Due to high demand, expect some shipping delays at this time - orders may not ship for up to 2-3 business days.
0
 

RISC-V CEO seeks ‘world domination’ by winning over companies like Intel #RISCV
— by Anne Barela
Filed under: RISC-V — 
Tags: , , —

MicroPython port for the WCH-CH32V307 RISC-V microcontroller #RISCV #MicroPython @MicroPython
— by Anne Barela
Filed under: microcontrollers, micropython, RISC-V, software — 
Tags: , , —

Addressing Criticism of RISC-V Microprocessors #RISCV @erikengheim @Medium
— by Anne Barela
Filed under: arm development, design and architecture, Programming, RISC-V — 
Tags: , , , —

Intel Joins the RISC-V Consortium @Intel @risc_v
— by Anne Barela
Filed under: RISC-V — 
Tags: , —

The first RISC-V computer chip lands at the European Processor Initiative #RISCV #EU
— by Anne Barela
Filed under: EE, microprocessors, RISC-V — 
Tags: , , —

Nvidia CUDA software ported to open source RISC-V GPGPU project #RISCV #CUDA @TomsHardware
— by Anne Barela
Filed under: graphics, RISC-V, software — 
Tags: , , —

Apple exploring RISC-V, advertising for RISC-V ‘High Performance’ Programmers #RISCV @Apple @TomsHardware
— by Anne Barela
Filed under: RISC-V — 
Tags: , —

Blinka Support added to the BeagleV StarLight Beta Prototype @circuitpython #blinka @adafruit @makermelissa
— by Melissa LeBlanc-Williams
Filed under: CircuitPython, linux, RISC-V — 
Tags: , , , , , —

NEORV32: a customizable RISC-V SoC #RISCV #FPGA
— by Anne Barela
Filed under: fpga, microcontrollers, RISC-V — 
Tags: —

Huawei Release Their First RISC-V Development System – Hi3861 (Feather-like!)
— by phillip torrone
Filed under: feather, RISC-V — 

Five tips for writing RISC-V assembly code #RISCV
— by Anne Barela
Filed under: Programming, RISC-V — 
Tags: , —

A comparison of ARM vs RISC-V Vector Extensions #RISCV #ARM @ARM
— by Anne Barela
Filed under: arm development, microcontrollers, RISC-V — 
Tags: , , —

The mechanical design of the Precursor RISC-V development kit #RISCV #Design @bunniestudios
— by Anne Barela
Filed under: design and architecture, RISC-V — 
Tags: , , , —

IceStick FPGA Tutorial #FPGA #RISCV @BrunoLevy01
— by Anne Barela
Filed under: development board, fpga, Programming, RISC-V — 
Tags: —

The RISC-V Powered BeagleV Board announced #RISCV #OpenSource @beagleboardorg
— by Anne Barela
Filed under: open source hardware, RISC-V, Single Board Computers — 
Tags: , , —